litex/misoclib/mem/litesata/__init__.py

22 lines
593 B
Python
Raw Normal View History

from misoclib.mem.litesata.common import *
from misoclib.mem.litesata.phy import *
from misoclib.mem.litesata.core import *
from misoclib.mem.litesata.frontend import *
2015-01-16 17:52:41 -05:00
from migen.bank.description import *
class LiteSATA(Module, AutoCSR):
def __init__(self, phy, buffer_depth=2*fis_max_dwords,
2015-01-16 17:52:41 -05:00
with_bist=False, with_bist_csr=False):
# phy
self.phy = phy
# core
self.submodules.core = LiteSATACore(self.phy, buffer_depth)
2015-01-16 17:52:41 -05:00
# frontend
self.submodules.crossbar = LiteSATACrossbar(self.core)
2015-01-16 17:52:41 -05:00
if with_bist:
self.submodules.bist = LiteSATABIST(self.crossbar, with_bist_csr)
2015-01-16 17:52:41 -05:00