2013-03-21 10:32:26 -04:00
|
|
|
#ifndef __HW_DVISAMPLER_H
|
|
|
|
|
#define __HW_DVISAMPLER_H
|
|
|
|
|
|
|
|
|
|
#include <hw/common.h>
|
|
|
|
|
#include <csrbase.h>
|
|
|
|
|
|
|
|
|
|
#define DVISAMPLER0_CSR(x) MMPTR(DVISAMPLER0_BASE+(x))
|
|
|
|
|
|
|
|
|
|
#define CSR_DVISAMPLER0_PLL_RESET DVISAMPLER0_CSR(0x00)
|
|
|
|
|
#define CSR_DVISAMPLER0_PLL_LOCKED DVISAMPLER0_CSR(0x04)
|
|
|
|
|
|
|
|
|
|
#define CSR_DVISAMPLER0_D0_DELAY_CTL DVISAMPLER0_CSR(0x08)
|
|
|
|
|
#define CSR_DVISAMPLER0_D0_DELAY_BUSY DVISAMPLER0_CSR(0x0C)
|
|
|
|
|
#define CSR_DVISAMPLER0_D0_PHASE DVISAMPLER0_CSR(0x10)
|
|
|
|
|
#define CSR_DVISAMPLER0_D0_PHASE_RESET DVISAMPLER0_CSR(0x14)
|
2013-03-21 17:56:13 -04:00
|
|
|
#define CSR_DVISAMPLER0_D0_CHAR_SYNCED DVISAMPLER0_CSR(0x18)
|
|
|
|
|
|
|
|
|
|
#define CSR_DVISAMPLER0_D1_DELAY_CTL DVISAMPLER0_CSR(0x1C)
|
|
|
|
|
#define CSR_DVISAMPLER0_D1_DELAY_BUSY DVISAMPLER0_CSR(0x20)
|
|
|
|
|
#define CSR_DVISAMPLER0_D1_PHASE DVISAMPLER0_CSR(0x24)
|
|
|
|
|
#define CSR_DVISAMPLER0_D1_PHASE_RESET DVISAMPLER0_CSR(0x28)
|
|
|
|
|
#define CSR_DVISAMPLER0_D1_CHAR_SYNCED DVISAMPLER0_CSR(0x2C)
|
|
|
|
|
|
|
|
|
|
#define CSR_DVISAMPLER0_D2_DELAY_CTL DVISAMPLER0_CSR(0x30)
|
|
|
|
|
#define CSR_DVISAMPLER0_D2_DELAY_BUSY DVISAMPLER0_CSR(0x34)
|
|
|
|
|
#define CSR_DVISAMPLER0_D2_PHASE DVISAMPLER0_CSR(0x38)
|
|
|
|
|
#define CSR_DVISAMPLER0_D2_PHASE_RESET DVISAMPLER0_CSR(0x3C)
|
|
|
|
|
#define CSR_DVISAMPLER0_D2_CHAR_SYNCED DVISAMPLER0_CSR(0x40)
|
2013-03-21 10:32:26 -04:00
|
|
|
|
2013-03-22 13:37:10 -04:00
|
|
|
#define CSR_DVISAMPLER0_CHAN_SYNCED DVISAMPLER0_CSR(0x44)
|
|
|
|
|
|
2013-03-21 10:32:26 -04:00
|
|
|
#define DVISAMPLER_DELAY_CAL 0x01
|
|
|
|
|
#define DVISAMPLER_DELAY_RST 0x02
|
|
|
|
|
#define DVISAMPLER_DELAY_INC 0x04
|
|
|
|
|
#define DVISAMPLER_DELAY_DEC 0x08
|
|
|
|
|
|
|
|
|
|
#define DVISAMPLER_TOO_LATE 0x01
|
|
|
|
|
#define DVISAMPLER_TOO_EARLY 0x02
|
|
|
|
|
|
|
|
|
|
#endif /* __HW_DVISAMPLER_H */
|
