litex/migen/bus/csr.py

17 lines
308 B
Python
Raw Normal View History

2011-12-16 15:30:14 -05:00
from migen.fhdl.structure import *
from migen.bus.simple import *
2011-12-04 18:16:44 -05:00
_desc = Description(
(M_TO_S, "adr", 14),
(M_TO_S, "we", 1),
(M_TO_S, "dat_w", 8),
(S_TO_M, "dat_r", 8)
)
2011-12-08 12:47:32 -05:00
class Interface(SimpleInterface):
def __init__(self):
super().__init__(_desc)
2011-12-04 18:16:44 -05:00
class Interconnect(SimpleInterconnect):
pass