12 lines
210 B
Plaintext
12 lines
210 B
Plaintext
|
[> migScope
|
||
|
|
------------
|
||
|
|
|
||
|
|
This is a small Logic Analyser to be embedded in an Fpga design to debug internal
|
||
|
|
or external.signals.
|
||
|
|
|
||
|
|
[> Status:
|
||
|
|
Early development phase
|
||
|
|
|
||
|
|
[> Contact
|
||
|
|
E-mail: florent@enjoy-digital.fr
|