Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litex/misoc/cores/uart/__init__.py

2 lines
43 B
Python
Raw Normal View History

reorganization WIP: flatten core structure (SDRAM still needs to be done)
2015-09-23 12:18:27 -04:00
from misoc.uart.core import UART, RS232PHY