litex/migen/test/test_fifo.py

61 lines
2.1 KiB
Python
Raw Normal View History

import unittest
2015-09-19 11:20:30 -04:00
from itertools import count
from migen import *
2014-01-26 16:19:43 -05:00
from migen.genlib.fifo import SyncFIFO
2015-09-19 11:20:30 -04:00
from migen.test.support import SimCase
2015-04-13 14:45:35 -04:00
class SyncFIFOCase(SimCase, unittest.TestCase):
2015-09-19 11:20:30 -04:00
class TestBench(Module):
def __init__(self):
self.submodules.dut = SyncFIFO([("a", 32), ("b", 32)], 2)
self.sync += [
If(self.dut.we & self.dut.writable,
self.dut.din.a.eq(self.dut.din.a + 1),
self.dut.din.b.eq(self.dut.din.b + 2)
)
]
def test_sizes(self):
self.assertEqual(flen(self.tb.dut.din_bits), 64)
self.assertEqual(flen(self.tb.dut.dout_bits), 64)
def test_run_sequence(self):
seq = list(range(20))
2015-09-19 11:20:30 -04:00
def gen():
for cycle in count():
# fire re and we at "random"
yield self.tb.dut.we.eq(cycle % 2 == 0)
yield self.tb.dut.re.eq(cycle % 3 == 0)
2015-09-19 11:20:30 -04:00
# the output if valid must be correct
if (yield self.tb.dut.readable) and (yield self.tb.dut.re):
try:
i = seq.pop(0)
except IndexError:
break
self.assertEqual((yield self.tb.dut.dout.a), i)
self.assertEqual((yield self.tb.dut.dout.b), i*2)
yield
self.run_with(gen())
def test_replace(self):
seq = [x for x in range(20) if x % 5]
2015-09-19 11:20:30 -04:00
def gen():
for cycle in count():
yield self.tb.dut.we.eq(cycle % 2 == 0)
yield self.tb.dut.re.eq(cycle % 7 == 0)
yield self.tb.dut.replace.eq(
(yield self.tb.dut.din.a) % 5 == 1)
2015-09-19 11:20:30 -04:00
if (yield self.tb.dut.readable) and (yield self.tb.dut.re):
try:
i = seq.pop(0)
except IndexError:
break
self.assertEqual((yield self.tb.dut.dout.a), i)
self.assertEqual((yield self.tb.dut.dout.b), i*2)
yield
self.run_with(gen())