Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

mibuild/sim: add ethernet pins to verilor.py

This commit is contained in:
Florent Kermarrec 2015-03-06 12:20:17 +01:00
parent 658d4d4c49
commit 0029b87628
1 changed files with 26 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
mibuild/sim/verilator.py
View File

@ -17,7 +17,10 @@ def _build_tb(platform, template):
ios = """ ios = """
#define SYS_CLK dut->{sys_clk} #define SYS_CLK dut->{sys_clk}
""".format(sys_clk=io_name("sys_clk"))
try:
ios += """
#define SERIAL_SOURCE_STB dut->{serial_source_stb} #define SERIAL_SOURCE_STB dut->{serial_source_stb}
#define SERIAL_SOURCE_ACK dut->{serial_source_ack} #define SERIAL_SOURCE_ACK dut->{serial_source_ack}
#define SERIAL_SOURCE_DATA dut->{serial_source_data} #define SERIAL_SOURCE_DATA dut->{serial_source_data}
@ -26,8 +29,6 @@ def _build_tb(platform, template):
#define SERIAL_SINK_ACK dut->{serial_sink_ack} #define SERIAL_SINK_ACK dut->{serial_sink_ack}
#define SERIAL_SINK_DATA dut->{serial_sink_data} #define SERIAL_SINK_DATA dut->{serial_sink_data}
""".format( """.format(
sys_clk=io_name("sys_clk"),
serial_source_stb=io_name("serial", "source_stb"), serial_source_stb=io_name("serial", "source_stb"),
serial_source_ack=io_name("serial", "source_ack"), serial_source_ack=io_name("serial", "source_ack"),
serial_source_data=io_name("serial", "source_data"), serial_source_data=io_name("serial", "source_data"),
@ -36,6 +37,29 @@ def _build_tb(platform, template):
serial_sink_ack=io_name("serial", "sink_ack"), serial_sink_ack=io_name("serial", "sink_ack"),
serial_sink_data=io_name("serial", "sink_data"), serial_sink_data=io_name("serial", "sink_data"),
) )
except:
pass
try:
ios += """
#define ETH_SOURCE_STB dut->{eth_source_stb}
#define ETH_SOURCE_ACK dut->{eth_source_ack}
#define ETH_SOURCE_DATA dut->{eth_source_data}
#define ETH_SINK_STB dut->{eth_sink_stb}
#define ETH_SINK_ACK dut->{eth_sink_ack}
#define ETH_SINK_DATA dut->{eth_sink_data}
""".format(
eth_source_stb=io_name("eth", "source_stb"),
eth_source_ack=io_name("eth", "source_ack"),
eth_source_data=io_name("eth", "source_data"),
eth_sink_stb=io_name("eth", "sink_stb"),
eth_sink_ack=io_name("eth", "sink_ack"),
eth_sink_data=io_name("eth", "sink_data"),
)
except:
pass
content = "" content = ""
f = open(template, "r") f = open(template, "r")