README: add migen/litex clarification

This commit is contained in:
Florent Kermarrec 2018-09-21 07:37:31 +02:00
parent 15e584d880
commit 01ae7d4235
1 changed files with 7 additions and 0 deletions

7
README
View File

@ -12,6 +12,13 @@
LiteX is a FPGA design/SoC builder that can be used to build cores, create LiteX is a FPGA design/SoC builder that can be used to build cores, create
SoCs and full FPGA designs. SoCs and full FPGA designs.
LiteX is based on Migen and provides specific building/debugging tools for
a higher level of abstraction and compatibily with the LiteX core ecosystem.
Think of Migen as a toolbox to create FPGA designs in Python and LiteX as a
toolbox to create/develop/debug FPGA SoCs in Python.
Typical LiteX design flow: Typical LiteX design flow:
-------------------------- --------------------------