Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

setup: cleanup

This commit is contained in:
Sebastien Bourdeauducq 2015-09-23 09:52:12 +08:00
parent 74b3e16dd0
commit 01be953e30
1 changed files with 3 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
setup.py
View File

@ -1,12 +1,9 @@
#!/usr/bin/env python3 #!/usr/bin/env python3
import sys import sys
import os
from setuptools import setup from setuptools import setup
from setuptools import find_packages from setuptools import find_packages
here = os.path.abspath(os.path.dirname(__file__))
README = open(os.path.join(here, "README")).read()
required_version = (3, 3) required_version = (3, 3)
if sys.version_info < required_version: if sys.version_info < required_version:
@ -15,14 +12,14 @@ if sys.version_info < required_version:
setup( setup(
name="misoc", name="misoc",
version="unknown", version="1.0",
description="a high performance and small footprint SoC based on Migen", description="a high performance and small footprint SoC based on Migen",
long_description=README, long_description=open("README.rst").read(),
author="Sebastien Bourdeauducq", author="Sebastien Bourdeauducq",
author_email="sb@m-labs.hk", author_email="sb@m-labs.hk",
url="http://m-labs.hk", url="http://m-labs.hk",
download_url="https://github.com/m-labs/misoc", download_url="https://github.com/m-labs/misoc",
packages=find_packages(here), packages=find_packages(),
license="BSD", license="BSD",
platforms=["Any"], platforms=["Any"],
keywords="HDL ASIC FPGA hardware design", keywords="HDL ASIC FPGA hardware design",