Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

tb/asmicon/asmicon_wb: more complete testing by default

This commit is contained in:
Sebastien Bourdeauducq 2012-11-26 18:19:41 +01:00
parent 5ae1b2644e
commit 0c29775a8f
1 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
tb/asmicon/asmicon_wb.py
View File

@ -10,18 +10,18 @@ from common import sdram_phy, sdram_geom, sdram_timing, DFILogger
l2_size = 8192 # in bytes l2_size = 8192 # in bytes
def my_generator(): def my_generator():
#for x in range(20):
#t = TWrite(x, x)
#yield t
#print(str(t) + " delay=" + str(t.latency))
for x in range(20): for x in range(20):
t = TRead(4194304//4 + x) t = TWrite(x, x)
yield t
print(str(t) + " delay=" + str(t.latency))
for x in range(20):
t = TRead(x)
yield t
print(str(t) + " delay=" + str(t.latency))
for x in range(20):
t = TRead(x+l2_size//4)
yield t yield t
print(str(t) + " delay=" + str(t.latency)) print(str(t) + " delay=" + str(t.latency))
#for x in range(20):
#t = TRead(x+l2_size//4)
#yield t
#print(str(t) + " delay=" + str(t.latency))
def main(): def main():
controller = ASMIcon(sdram_phy, sdram_geom, sdram_timing) controller = ASMIcon(sdram_phy, sdram_geom, sdram_timing)