Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

litesata/core/link: move buffer on CONTInserter (seems better for timings when set on sink)

This commit is contained in:
Florent Kermarrec 2015-05-25 13:55:15 +02:00
parent cb053dc011
commit 0d2db23603
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
misoclib/mem/litesata/core/link/__init__.py
View File

@ -36,7 +36,7 @@ class LiteSATALinkTX(Module):
# inserter CONT and scrambled data between # inserter CONT and scrambled data between
# CONT and next primitive # CONT and next primitive
cont = BufferizeEndpoints("source")(LiteSATACONTInserter(phy_description(32))) cont = BufferizeEndpoints("sink")(LiteSATACONTInserter(phy_description(32)))
self.submodules += cont self.submodules += cont
# datas / primitives mux # datas / primitives mux