tools/litex_term: Add time.sleep on BridgeUART to avoid high CPU usage.
This commit is contained in:
parent
75045914b4
commit
0ed7852779
|
@ -122,6 +122,7 @@ class BridgeUART:
|
|||
elif not self.rxempty.read():
|
||||
length = 1
|
||||
else:
|
||||
time.sleep(1e-3)
|
||||
continue
|
||||
r = self.bus.read(self.rxtx.addr, length=length, burst="fixed")
|
||||
for v in r:
|
||||
|
|
Loading…
Reference in New Issue