Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc/cores/xadc: Fix refactoring issue (Zync -> Zynq :))

This commit is contained in:
Florent Kermarrec 2023-02-13 15:43:29 +01:00
parent 931b44ecd6
commit 106b2caaec
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litex/soc/cores/xadc.py
View File

@ -321,10 +321,10 @@ class USPSystemMonitor(USSystemMonitor):
analog_pads = analog_pads, analog_pads = analog_pads,
) )
class ZyncUSPSystemMonitor(USSystemMonitor): class ZynqUSPSystemMonitor(USSystemMonitor):
def __init__(self, analog_pads=None): def __init__(self, analog_pads=None):
USSystemMonitor.__init__(self, USSystemMonitor.__init__(self,
channels = ZyncUSPSystemMonitorChannels, channels = ZynqUSPSystemMonitorChannels,
primitive = "SYSMONE4", primitive = "SYSMONE4",
sim_device = "ZYNQ_ULTRASCALE", sim_device = "ZYNQ_ULTRASCALE",
analog_pads = analog_pads, analog_pads = analog_pads,