Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

efinity: small fixes 

- do not include *.vh files in project,
- add self.options to class EfinityToolchain
- remove unconditional call to self.ifacewriter.add_ddr_xml
This commit is contained in:
Franck Jullien 2021-09-22 09:53:22 +02:00
parent b24475b07d
commit 109dbd1d62
2 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
litex/build/efinix/efinity.py
View File

@ -231,8 +231,9 @@ def _build_xml(partnumber, build_name, sources, additional_xml_commands):
design_info = et.SubElement(root, 'efx:design_info') design_info = et.SubElement(root, 'efx:design_info')
et.SubElement(design_info, "efx:top_module", name = build_name) et.SubElement(design_info, "efx:top_module", name = build_name)
for filename, language, library in sources: for filename, language, library in sources:
val = {'name':filename, 'version':'default', 'library':'default'} if '.vh' not in filename:
et.SubElement(design_info, "efx:design_file", val) val = {'name':filename, 'version':'default', 'library':'default'}
et.SubElement(design_info, "efx:design_file", val)
et.SubElement(design_info, "efx:top_vhdl_arch", name = "") et.SubElement(design_info, "efx:top_vhdl_arch", name = "")
constraint_info = et.SubElement(root, "efx:constraint_info") constraint_info = et.SubElement(root, "efx:constraint_info")
@ -270,6 +271,7 @@ class EfinityToolchain():
attr_translate = {} attr_translate = {}
def __init__(self, efinity_path): def __init__(self, efinity_path):
self.options = {}
self.clocks = dict() self.clocks = dict()
self.false_paths = set() self.false_paths = set()
self.efinity_path = efinity_path self.efinity_path = efinity_path
@ -340,7 +342,7 @@ class EfinityToolchain():
# DDR doesn't have Python API so we need to configure it # DDR doesn't have Python API so we need to configure it
# directly in the peri.xml file # directly in the peri.xml file
self.ifacewriter.add_ddr_xml(build_name) # self.ifacewriter.add_ddr_xml(build_name)
# Run # Run
if run: if run:

2
litex/build/efinix/ifacewriter.py
View File

@ -169,7 +169,7 @@ is_verbose = {1}
design = DesignAPI(is_verbose) design = DesignAPI(is_verbose)
device = DeviceAPI(is_verbose) device = DeviceAPI(is_verbose)
design.create('{2}', '{3}', './../build', overwrite=True) design.create('{2}', '{3}', './../gateware', overwrite=True)
""" """
return header.format(self.efinity_path, 'True', build_name, partnumber) return header.format(self.efinity_path, 'True', build_name, partnumber)