build/xilinx/common: improve presentation

This commit is contained in:
Florent Kermarrec 2019-08-08 16:08:55 +02:00
parent 60873a5b73
commit 124dff8f3f
1 changed files with 15 additions and 13 deletions

View File

@ -93,10 +93,12 @@ class XilinxAsyncResetSynchronizerImpl(Module):
self.comb += async_reset.eq(i)
rst_meta = Signal()
self.specials += [
Instance("FDPE", p_INIT=1, i_D=0, i_PRE=async_reset,
Instance("FDPE",
p_INIT=1, i_D=0, i_PRE=async_reset,
i_CE=1, i_C=cd.clk, o_Q=rst_meta,
attr={"async_reg", "ars_ff1"}),
Instance("FDPE", p_INIT=1, i_D=rst_meta, i_PRE=async_reset,
Instance("FDPE", p_INIT=1,
i_D=rst_meta, i_PRE=async_reset,
i_CE=1, i_C=cd.clk, o_Q=cd.rst,
attr={"async_reg", "ars_ff2"})
]