Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

s6ddrphy: prepare quilt

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-02-14 15:52:39 +01:00
parent b157d84434
commit 1368b666df
4 changed files with 4 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
.gitignore vendored
View file

@ -6,3 +6,5 @@ build/*
tools/bin2hex
tools/flterm
tools/mkmmimg
verilog/s6ddrphy/*.v
verilog/s6ddrphy/.pc

1
verilog/s6ddrphy/README Normal file
View file

@ -0,0 +1 @@
The Verilog files of the Spartan-6 DDR PHY from Xilinx/Northwest Logic go here.

0
verilog/s6ddrphy/patches/s6ddrphy.diff Normal file
View file

1
verilog/s6ddrphy/patches/series Normal file
View file

@ -0,0 +1 @@
s6ddrphy.diff