s6ddrphy: prepare quilt

This commit is contained in:
Sebastien Bourdeauducq 2012-02-14 15:52:39 +01:00
parent b157d84434
commit 1368b666df
4 changed files with 4 additions and 0 deletions

2
.gitignore vendored
View File

@ -6,3 +6,5 @@ build/*
tools/bin2hex
tools/flterm
tools/mkmmimg
verilog/s6ddrphy/*.v
verilog/s6ddrphy/.pc

1
verilog/s6ddrphy/README Normal file
View File

@ -0,0 +1 @@
The Verilog files of the Spartan-6 DDR PHY from Xilinx/Northwest Logic go here.

View File

View File

@ -0,0 +1 @@
s6ddrphy.diff