Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

genlib/cdc: add NoRetiming

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2013-04-25 14:56:45 +02:00
parent b862b070d6
commit 156ef43ace
1 changed files with 17 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

25
migen/genlib/cdc.py
View file

@ -3,7 +3,17 @@ from migen.fhdl.module import Module
from migen.fhdl.specials import Special from migen.fhdl.specials import Special
from migen.fhdl.tools import list_signals from migen.fhdl.tools import list_signals
class MultiRegImpl: class NoRetiming(Special):
def __init__(self, reg):
Special.__init__(self)
self.reg = reg
# do nothing
@staticmethod
def lower(dr):
return Module()
class MultiRegImpl(Module):
def __init__(self, i, o, odomain, n): def __init__(self, i, o, odomain, n):
self.i = i self.i = i
self.o = o self.o = o
@ -12,16 +22,15 @@ class MultiRegImpl:
w, signed = value_bits_sign(self.i) w, signed = value_bits_sign(self.i)
self.regs = [Signal((w, signed)) for i in range(n)] self.regs = [Signal((w, signed)) for i in range(n)]
def get_fragment(self): ###
src = self.i src = self.i
o_sync = []
for reg in self.regs: for reg in self.regs:
o_sync.append(reg.eq(src)) sd = getattr(self.sync, self.odomain)
sd += reg.eq(src)
src = reg src = reg
comb = [ self.comb += self.o.eq(src)
self.o.eq(src) self.specials += [NoRetiming(reg) for reg in self.regs]
]
return Fragment(comb, {self.odomain: o_sync})
class MultiReg(Special): class MultiReg(Special):
def __init__(self, i, o, odomain="sys", n=2): def __init__(self, i, o, odomain="sys", n=2):