Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

i2s: Fix the incorrect TX fifo almost empty offset

Browse source
This commit is contained in:
Pawel Sagan 2020-06-25 14:32:50 +02:00 committed by Mateusz Holenko
parent 8f204e7797
commit 16a0aebcad
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/cores/i2s.py
View file

@ -495,7 +495,7 @@ class S7I2S(Module, AutoCSR, AutoDoc):
p_DEVICE = "7SERIES",
p_FIFO_SIZE = "18Kb",
p_DATA_WIDTH = fifo_data_width,
p_ALMOST_EMPTY_OFFSET = fifo_depth,
p_ALMOST_EMPTY_OFFSET = (512 - fifo_depth),
p_ALMOST_FULL_OFFSET = 8,
p_DO_REG = 0,
i_CLK = ClockSignal(),