Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

bus: fix CSR interconnect data readback

This commit is contained in:
Sebastien Bourdeauducq 2011-12-11 20:17:12 +01:00
parent dad9120653
commit 16a6029a1b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
migen/bus/csr.py
View File

@ -30,5 +30,5 @@ class Interconnect:
comb.append(a(slave.we_i, self.master.we_o)) comb.append(a(slave.we_i, self.master.we_o))
comb.append(a(slave.d_i, self.master.d_o)) comb.append(a(slave.d_i, self.master.d_o))
rb = rb | slave.d_o rb = rb | slave.d_o
comb.append(a(master.d_i, rb)) comb.append(a(self.master.d_i, rb))
return f.Fragment(comb) return f.Fragment(comb)