Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc/cores/hyperbus: Directly drive phy.cs.

This commit is contained in:
Florent Kermarrec 2024-08-22 16:31:52 +02:00
parent 120715a3d1
commit 19f47aa317
1 changed files with 5 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
litex/soc/cores/hyperbus.py
View File

@ -176,7 +176,6 @@ class HyperRAM(LiteXModule):
# Internal Signals. # Internal Signals.
# ----------------- # -----------------
cs = Signal()
ca = Signal(48) ca = Signal(48)
ca_oe = Signal() ca_oe = Signal()
sr_load = Signal() sr_load = Signal()
@ -184,11 +183,8 @@ class HyperRAM(LiteXModule):
sr = Signal(48) sr = Signal(48)
sr_next = Signal(48) sr_next = Signal(48)
# Drive Control Signals -------------------------------------------------------------------- # Rst --------------------------------------------------------------------------------------
self.comb += [ self.comb += phy.rst.eq(self.conf_rst)
phy.rst.eq(self.conf_rst),
phy.cs.eq(cs),
]
# Burst Timer ------------------------------------------------------------------------------ # Burst Timer ------------------------------------------------------------------------------
self.burst_timer = burst_timer = WaitTimer(sys_clk_freq * self.tCSM) self.burst_timer = burst_timer = WaitTimer(sys_clk_freq * self.tCSM)
@ -397,9 +393,9 @@ class HyperRAM(LiteXModule):
) )
# CS -------------------------------------------------------------------------------------- # CS --------------------------------------------------------------------------------------
self.comb += If(~fsm.ongoing("IDLE"), cs.eq(1)) # CS when not in IDLE state. self.comb += If(~fsm.ongoing("IDLE"), phy.cs.eq(1)) # CS when not in IDLE state.
self.comb += If(fsm.before_leaving("IDLE"), cs.eq(1)) # Early Set. self.comb += If(fsm.before_leaving("IDLE"), phy.cs.eq(1)) # Early Set.
self.comb += If(fsm.before_entering("IDLE"), cs.eq(0)) # Early Clr. self.comb += If(fsm.before_entering("IDLE"), phy.cs.eq(0)) # Early Clr.
# FSM Cycles ------------------------------------------------------------------------------- # FSM Cycles -------------------------------------------------------------------------------
fsm.finalize() fsm.finalize()