Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

targets/kc705: rename sdram_module to sdram_modules to reflect that we have 8 modules sharing the same characteristics

Browse source
This commit is contained in:
Florent Kermarrec 2015-03-21 18:07:10 +01:00
parent 854058a8db
commit 1c0e306176
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
targets/kc705.py
View file

@ -84,14 +84,14 @@ class BaseSoC(SDRAMSoC):
self.submodules.crg = _CRG(platform) self.submodules.crg = _CRG(platform)
if not self.with_main_ram: if not self.with_main_ram:
sdram_module = MT8JTF12864(self.clk_freq) sdram_modules = MT8JTF12864(self.clk_freq)
sdram_controller_settings = sdram.ControllerSettings( sdram_controller_settings = sdram.ControllerSettings(
req_queue_size=8, req_queue_size=8,
read_time=32, read_time=32,
write_time=16 write_time=16
) )
self.submodules.ddrphy = k7ddrphy.K7DDRPHY(platform.request("ddram"), memtype="DDR3") self.submodules.ddrphy = k7ddrphy.K7DDRPHY(platform.request("ddram"), memtype="DDR3")
self.register_sdram_phy(self.ddrphy, sdram_module.geom_settings, sdram_module.timing_settings, self.register_sdram_phy(self.ddrphy, sdram_modules.geom_settings, sdram_modules.timing_settings,
sdram_controller_settings) sdram_controller_settings)
spiflash_pads = platform.request("spiflash") spiflash_pads = platform.request("spiflash")