Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'master' of http://github.com/enjoy-digital/litex

This commit is contained in:
Florent Kermarrec 2018-11-27 17:45:07 +01:00
parent 8887fc24c4 cc4ba65659
commit 1c8c2426b9
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
litex/utils/litex_sim.py
View File

@ -221,6 +221,8 @@ def main():
help="enable Etherbone support")
parser.add_argument("--with-analyzer", action="store_true",
help="enable Analyzer support")
parser.add_argument("--trace", action="store_true",
help="enable VCD tracing")
args = parser.parse_args()
soc_kwargs = soc_sdram_argdict(args)
@ -250,10 +252,10 @@ def main():
**soc_kwargs)
builder_kwargs["csr_csv"] = "csr.csv"
builder = Builder(soc, **builder_kwargs)
vns = builder.build(run=False, threads=args.threads, sim_config=sim_config)
vns = builder.build(run=False, threads=args.threads, sim_config=sim_config, trace=args.trace)
if args.with_analyzer:
soc.analyzer.export_csv(vns, "analyzer.csv")
builder.build(build=False, threads=args.threads, sim_config=sim_config)
builder.build(build=False, threads=args.threads, sim_config=sim_config, trace=args.trace)
if __name__ == "__main__":