Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Wishbone: omit fixed LSBs

This commit is contained in:
Sebastien Bourdeauducq 2012-01-13 17:29:05 +01:00
parent 077fd9fdbc
commit 20425703fa
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
migen/bus/wishbone.py
View File

@ -4,7 +4,7 @@ from migen.corelogic.misc import multimux, optree
from migen.bus.simple import Simple, get_sig_name from migen.bus.simple import Simple, get_sig_name
_desc = [ _desc = [
(True, "adr", 32), (True, "adr", 30),
(True, "dat", 32), (True, "dat", 32),
(False, "dat", 32), (False, "dat", 32),
(True, "sel", 4), (True, "sel", 4),

2
migen/bus/wishbone2csr.py
View File

@ -16,7 +16,7 @@ class Inst():
sync = [ sync = [
self.csr.we_o.eq(0), self.csr.we_o.eq(0),
self.csr.d_o.eq(self.wishbone.dat_i), self.csr.d_o.eq(self.wishbone.dat_i),
self.csr.a_o.eq(self.wishbone.adr_i[2:16]), self.csr.a_o.eq(self.wishbone.adr_i[:14]),
self.wishbone.dat_o.eq(self.csr.d_i) self.wishbone.dat_o.eq(self.csr.d_i)
] ]
return Fragment(sync=sync) + self.timeline.get_fragment() return Fragment(sync=sync) + self.timeline.get_fragment()