Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

CRG: use new Module API

This commit is contained in:
Sebastien Bourdeauducq 2013-03-15 10:48:43 +01:00
parent c06a821452
commit 24910173b7
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
mibuild/crg.py
View File

@ -1,6 +1,7 @@
from migen.fhdl.structure import * from migen.fhdl.structure import *
from migen.fhdl.module import Module
class CRG: class CRG(Module):
def get_clock_domains(self): def get_clock_domains(self):
r = dict() r = dict()
for k, v in self.__dict__.items(): for k, v in self.__dict__.items():
@ -8,9 +9,6 @@ class CRG:
r[v.name] = v r[v.name] = v
return r return r
def get_fragment(self):
return Fragment()
class SimpleCRG(CRG): class SimpleCRG(CRG):
def __init__(self, platform, clk_name, rst_name): def __init__(self, platform, clk_name, rst_name):
self.cd = ClockDomain("sys") self.cd = ClockDomain("sys")