Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

bios/sdram: replace DDR3_MR1 constant with DDRX_MR1

Browse source
This commit is contained in:
Florent Kermarrec 2018-11-05 10:47:25 +01:00
parent 6be74aa17f
commit 2624ba48c2
1 changed files with 6 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
litex/soc/software/bios/sdram.c
View file

@ -213,7 +213,7 @@ void sdrwr(char *startaddr)
void sdrwlon(void) void sdrwlon(void)
{ {
sdram_dfii_pi0_address_write(DDR3_MR1 | (1 << 7)); sdram_dfii_pi0_address_write(DDRX_MR1 | (1 << 7));
sdram_dfii_pi0_baddress_write(1); sdram_dfii_pi0_baddress_write(1);
command_p0(DFII_COMMAND_RAS|DFII_COMMAND_CAS|DFII_COMMAND_WE|DFII_COMMAND_CS); command_p0(DFII_COMMAND_RAS|DFII_COMMAND_CAS|DFII_COMMAND_WE|DFII_COMMAND_CS);
ddrphy_wlevel_en_write(1); ddrphy_wlevel_en_write(1);
@ -221,7 +221,7 @@ void sdrwlon(void)
void sdrwloff(void) void sdrwloff(void)
{ {
sdram_dfii_pi0_address_write(DDR3_MR1); sdram_dfii_pi0_address_write(DDRX_MR1);
sdram_dfii_pi0_baddress_write(1); sdram_dfii_pi0_baddress_write(1);
command_p0(DFII_COMMAND_RAS|DFII_COMMAND_CAS|DFII_COMMAND_WE|DFII_COMMAND_CS); command_p0(DFII_COMMAND_RAS|DFII_COMMAND_CAS|DFII_COMMAND_WE|DFII_COMMAND_CS);
ddrphy_wlevel_en_write(0); ddrphy_wlevel_en_write(0);
@ -245,7 +245,11 @@ int write_level(void)
int ok; int ok;
#ifdef KUSDDRPHY
err_ddrphy_wdly = ERR_DDRPHY_DELAY; /* FIXME */
#else
err_ddrphy_wdly = ERR_DDRPHY_DELAY - ddrphy_half_sys8x_taps_read() - 1; err_ddrphy_wdly = ERR_DDRPHY_DELAY - ddrphy_half_sys8x_taps_read() - 1;
#endif
printf("Write leveling:\n"); printf("Write leveling:\n");