Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

README: update

This commit is contained in:
Florent Kermarrec 2018-08-31 08:44:22 +02:00
parent 05c7b9daf4
commit 28cd2da24e
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
README
View File

@ -9,10 +9,8 @@
[> Intro [> Intro
-------- --------
LiteX is an alternative to MiSoC maintained and used by Enjoy-Digital to build LiteX is a FPGA design/SoC builder that can be used to build cores, create
our cores, integrate them in complete SoC and load/flash them to the hardware SoCs and full FPGA designs.
and experiment new features. (structure is kept close to MiSoC to ease
collaboration)
Typical LiteX design flow: Typical LiteX design flow:
-------------------------- --------------------------