Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

ci: fix test_targets/test_simple

This commit is contained in:
Florent Kermarrec 2019-04-22 08:53:43 +02:00
parent b7f53fb93c
commit 28d80bd641
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
test/test_targets.py
View File

@ -57,7 +57,6 @@ class TestTargets(unittest.TestCase):
self.assertEqual(errors, 0) self.assertEqual(errors, 0)
# lattice boards # lattice boards
def test_versa_ecp5(self): def test_versa_ecp5(self):
from litex.boards.targets.versa_ecp5 import BaseSoC from litex.boards.targets.versa_ecp5 import BaseSoC
errors = build_test([BaseSoC(**self.kwargs)]) errors = build_test([BaseSoC(**self.kwargs)])
@ -85,7 +84,7 @@ class TestTargets(unittest.TestCase):
"versa_ecp5" "versa_ecp5"
] ]
for p in platforms: for p in platforms:
os.system("litex_simple litex.boards.platforms." + p + os.system("litex/boards/targets/simple.py litex.boards.platforms." + p +
" --cpu-type=vexriscv " + " --cpu-type=vexriscv " +
" --no-compile-software " + " --no-compile-software " +
" --no-compile-gateware " + " --no-compile-gateware " +