mirror of
https://github.com/enjoy-digital/litex.git
synced 2025-01-04 09:52:26 -05:00
CHANGES: add JTAG UART.
This commit is contained in:
parent
3b47d4a479
commit
2934c085ef
1 changed files with 1 additions and 0 deletions
1
CHANGES
1
CHANGES
|
@ -7,6 +7,7 @@
|
|||
|
||||
[> Added Features
|
||||
------------------
|
||||
- JTAG UART with uart_name=jtag_uart (validated on Spartan6, 7-Series, Ultrascale(+)).
|
||||
- Add CV32E40P CPU support (ex RI5CY).
|
||||
- Use InterconnectPointToPoint when 1 master,1 slave and no address translation.
|
||||
- Improve WishboneBridge.
|
||||
|
|
Loading…
Reference in a new issue