Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

interconnect/stream: add ClockDomainCrossing wrapper around AsyncFIFO.

This commit is contained in:
Florent Kermarrec 2020-07-03 14:39:31 +02:00
parent 23a95bea1d
commit 2c53f9b2ff
1 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
litex/soc/interconnect/stream.py
View File

@ -235,6 +235,23 @@ class AsyncFIFO(_FIFOWrapper):
layout = layout,
depth = depth)
# ClockDomainCrossing ------------------------------------------------------------------------------
class ClockDomainCrossing(Module):
def __init__(self, layout, cd_from="sys", cd_to="sys"):
self.sink = Endpoint(layout)
self.source = Endpoint(layout)
# # #
if cd_from == cd_to:
self.comb += self.sink.connect(self.source)
else:
cdc = AsyncFIFO(layout)
cdc = ClockDomainsRenamer({"write": cd_from, "read": cd_to})(cdc)
self.submodules += cdc
self.comb += self.sink.connect(cdc.sink)
self.comb += cdc.source.connect(self.source)
# Mux/Demux ----------------------------------------------------------------------------------------
class Multiplexer(Module):