Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/test_icap: update.

This commit is contained in:
Florent Kermarrec 2020-10-07 12:36:08 +02:00
parent ad7671f811
commit 305092c7b8
1 changed files with 6 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
test/test_icap.py
View File

@ -14,19 +14,18 @@ from litex.soc.cores.icap import ICAP, ICAPBitstream
class TestICAP(unittest.TestCase): class TestICAP(unittest.TestCase):
def test_icap_command_reload(self): def test_icap_command_reload(self):
def generator(dut): def generator(dut):
yield dut.addr.storage.eq(0x4) yield dut.addr.eq(0x4)
yield dut.data.storage.eq(0xf) yield dut.data.eq(0xf)
for i in range(16): for i in range(16):
yield yield
yield dut.send.re.eq(1) yield dut.send.eq(1)
yield yield
yield dut.send.re.eq(0) yield dut.send.eq(0)
for i in range(256): for i in range(256):
yield yield
dut = ICAP(simulation=True) dut = ICAP(with_csr=False, simulation=True)
clocks = {"sys": 10, clocks = {"sys": 10, "icap":20}
"icap":20}
run_simulation(dut, generator(dut), clocks, vcd_name="icap.vcd") run_simulation(dut, generator(dut), clocks, vcd_name="icap.vcd")
def test_icap_bitstream_syntax(self): def test_icap_bitstream_syntax(self):