Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

build/lattice/common/LatticeECXTrellisImpl: add support for nbits == 1

This commit is contained in:
Florent Kermarrec 2019-02-11 19:41:12 +01:00
parent aabf042d38
commit 32543430c0
1 changed files with 13 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
litex/build/lattice/common.py
View File

@ -44,8 +44,19 @@ lattice_ecpx_special_overrides = {
class LatticeECPXTrellisTristateImpl(Module): class LatticeECPXTrellisTristateImpl(Module):
def __init__(self, io, o, oe, i): def __init__(self, io, o, oe, i):
nbits, sign = value_bits_sign(io) nbits, sign = value_bits_sign(io)
for bit in range(nbits): if nbits == 1:
# If `io` is an expression like `port[x]`, it is not legal to index further
# into it if it is only 1 bit wide.
self.specials += \ self.specials += \
Instance("TRELLIS_IO",
p_DIR="BIDIR",
i_B=io,
i_I=o,
o_O=i,
i_T=~oe,
)
else:
for bit in range(nbits):
Instance("TRELLIS_IO", Instance("TRELLIS_IO",
p_DIR="BIDIR", p_DIR="BIDIR",
i_B=io[bit], i_B=io[bit],
@ -54,6 +65,7 @@ class LatticeECPXTrellisTristateImpl(Module):
i_T=~oe, i_T=~oe,
) )
class LatticeECPXTrellisTristate(Module): class LatticeECPXTrellisTristate(Module):
@staticmethod @staticmethod
def lower(dr): def lower(dr):