Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

top: integrate ADC for pots

This commit is contained in:
Sebastien Bourdeauducq 2013-05-13 15:45:06 +02:00
parent 6bf6477dbc
commit 32c478af16
2 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
milkymist/adc/__init__.py → milkymist/counteradc/__init__.py
View File

6
top.py
View File

@ -8,7 +8,7 @@ from migen.bus import wishbone, wishbone2asmi, csr, wishbone2csr, dfi
from migen.bank import csrgen from migen.bank import csrgen
from milkymist import m1crg, lm32, norflash, uart, s6ddrphy, dfii, asmicon, \ from milkymist import m1crg, lm32, norflash, uart, s6ddrphy, dfii, asmicon, \
identifier, timer, minimac3, framebuffer, asmiprobe, dvisampler identifier, timer, minimac3, framebuffer, asmiprobe, dvisampler, counteradc
from cif import get_macros from cif import get_macros
version = get_macros("common/version.h")["VERSION"][1:-1] version = get_macros("common/version.h")["VERSION"][1:-1]
@ -77,6 +77,7 @@ class SoC(Module):
"dvisampler0_edid_mem": 9, "dvisampler0_edid_mem": 9,
"dvisampler1": 10, "dvisampler1": 10,
"dvisampler1_edid_mem": 11, "dvisampler1_edid_mem": 11,
"pots": 12,
} }
interrupt_map = { interrupt_map = {
@ -148,6 +149,9 @@ class SoC(Module):
self.submodules.asmiprobe = asmiprobe.ASMIprobe(self.asmicon.hub) self.submodules.asmiprobe = asmiprobe.ASMIprobe(self.asmicon.hub)
self.submodules.dvisampler0 = dvisampler.DVISampler(platform.request("dvi_in", 0), asmiport_dvi0) self.submodules.dvisampler0 = dvisampler.DVISampler(platform.request("dvi_in", 0), asmiport_dvi0)
self.submodules.dvisampler1 = dvisampler.DVISampler(platform.request("dvi_in", 1), asmiport_dvi1) self.submodules.dvisampler1 = dvisampler.DVISampler(platform.request("dvi_in", 1), asmiport_dvi1)
pots_pads = platform.request("dvi_pots")
self.submodules.pots = counteradc.CounterADC(pots_pads.charge,
[pots_pads.blackout, pots_pads.crossfade])
self.submodules.csrbankarray = csrgen.BankArray(self, self.submodules.csrbankarray = csrgen.BankArray(self,
lambda name, memory: self.csr_map[name if memory is None else name + "_" + memory.name_override]) lambda name, memory: self.csr_map[name if memory is None else name + "_" + memory.name_override])