Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

boards/targets: remove build and load parameters on arty and nexys_video (consistency with others targets)

This commit is contained in:
Florent Kermarrec 2017-02-10 12:32:33 +01:00
parent c98a90520e
commit 3711ae0615
2 changed files with 2 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
litex/boards/targets/arty.py
View File

@ -114,22 +114,12 @@ def main():
soc_core_args(parser) soc_core_args(parser)
parser.add_argument("--with-ethernet", action="store_true", parser.add_argument("--with-ethernet", action="store_true",
help="enable Ethernet support") help="enable Ethernet support")
parser.add_argument("--build", action="store_true",
help="build bitstream")
parser.add_argument("--load", action="store_true",
help="load bitstream")
args = parser.parse_args() args = parser.parse_args()
cls = MiniSoC if args.with_ethernet else BaseSoC cls = MiniSoC if args.with_ethernet else BaseSoC
soc = cls(**soc_core_argdict(args)) soc = cls(**soc_core_argdict(args))
builder = Builder(soc, **builder_argdict(args)) builder = Builder(soc, **builder_argdict(args))
builder.build()
if args.build:
builder.build()
if args.load:
prog = soc.platform.create_programmer()
prog.load_bitstream(os.path.join(builder.output_dir, "gateware", "top.bit"))
if __name__ == "__main__": if __name__ == "__main__":

12
litex/boards/targets/nexys_video.py
View File

@ -104,22 +104,12 @@ def main():
soc_core_args(parser) soc_core_args(parser)
parser.add_argument("--with-ethernet", action="store_true", parser.add_argument("--with-ethernet", action="store_true",
help="enable Ethernet support") help="enable Ethernet support")
parser.add_argument("--build", action="store_true",
help="build bitstream")
parser.add_argument("--load", action="store_true",
help="load bitstream")
args = parser.parse_args() args = parser.parse_args()
cls = MiniSoC if args.with_ethernet else BaseSoC cls = MiniSoC if args.with_ethernet else BaseSoC
soc = cls(**soc_core_argdict(args)) soc = cls(**soc_core_argdict(args))
builder = Builder(soc, **builder_argdict(args)) builder = Builder(soc, **builder_argdict(args))
builder.build()
if args.build:
builder.build()
if args.load:
prog = soc.platform.create_programmer()
prog.load_bitstream(os.path.join(builder.output_dir, "gateware", "top.bit"))
if __name__ == "__main__": if __name__ == "__main__":