Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

global: pep8 (E231)

This commit is contained in:
Florent Kermarrec 2015-04-13 20:50:03 +02:00
parent 1051878f4c
commit 37ef9b6f3a
5 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
mibuild/altera/quartus.py
View File

@ -50,10 +50,10 @@ def _build_files(device, sources, vincpaths, named_sc, named_pc, build_name):
# Enforce use of SystemVerilog (Quartus does not support global parameters in Verilog) # Enforce use of SystemVerilog (Quartus does not support global parameters in Verilog)
if language == "verilog": if language == "verilog":
language = "systemverilog" language = "systemverilog"
qsf_contents += "set_global_assignment -name "+language.upper()+"_FILE " + filename.replace("\\","/") + "\n" qsf_contents += "set_global_assignment -name "+ language.upper() + "_FILE " + filename.replace("\\", "/") + "\n"
for path in vincpaths: for path in vincpaths:
qsf_contents += "set_global_assignment -name SEARCH_PATH " + path.replace("\\","/") + "\n" qsf_contents += "set_global_assignment -name SEARCH_PATH " + path.replace("\\", "/") + "\n"
qsf_contents += _build_qsf(named_sc, named_pc) qsf_contents += _build_qsf(named_sc, named_pc)
qsf_contents += "set_global_assignment -name DEVICE " + device qsf_contents += "set_global_assignment -name DEVICE " + device

2
mibuild/platforms/de0nano.py
View File

@ -40,7 +40,7 @@ _io = [
Subsignal("cas_n", Pins("L1")), Subsignal("cas_n", Pins("L1")),
Subsignal("we_n", Pins("C2")), Subsignal("we_n", Pins("C2")),
Subsignal("dq", Pins("G2 G1 L8 K5 K2 J2 J1 R7 T4 T2 T3 R3 R5 P3 N3 K1")), Subsignal("dq", Pins("G2 G1 L8 K5 K2 J2 J1 R7 T4 T2 T3 R3 R5 P3 N3 K1")),
Subsignal("dm", Pins("R6","T5")), Subsignal("dm", Pins("R6 T5")),
IOStandard("3.3-V LVTTL") IOStandard("3.3-V LVTTL")
), ),

2
mibuild/sim/verilator.py
View File

@ -100,7 +100,7 @@ make -j -C obj_dir/ -f Vdut.mk Vdut
build_script_file = "build_" + build_name + ".sh" build_script_file = "build_" + build_name + ".sh"
tools.write_to_file(build_script_file, build_script_contents, force_unix=True) tools.write_to_file(build_script_file, build_script_contents, force_unix=True)
_build_tb(platform, vns, serial, os.path.join("..", sim_path,"dut_tb.cpp")) _build_tb(platform, vns, serial, os.path.join("..", sim_path, "dut_tb.cpp"))
if verbose: if verbose:
r = subprocess.call(["bash", build_script_file]) r = subprocess.call(["bash", build_script_file])
else: else:

2
migen/fhdl/edif.py
View File

@ -137,7 +137,7 @@ def _generate_cells(f):
return [_Cell(k, v) for k, v in cell_dict.items()] return [_Cell(k, v) for k, v in cell_dict.items()]
def _generate_instances(f,ns): def _generate_instances(f, ns):
instances = [] instances = []
for special in f.specials: for special in f.specials:
if isinstance(special, Instance): if isinstance(special, Instance):

2
migen/genlib/roundrobin.py
View File

@ -17,7 +17,7 @@ class RoundRobin(Module):
cases = {} cases = {}
for i in range(n): for i in range(n):
switch = [] switch = []
for j in reversed(range(i+1,i+n)): for j in reversed(range(i+1, i+n)):
t = j % n t = j % n
switch = [ switch = [
If(self.request[t], If(self.request[t],