Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

litex_sim: override uart_name to sim only for serial. 

Using uart_name=crossover is useful to simulate crossover mode.
This commit is contained in:
Florent Kermarrec 2020-05-24 09:52:56 +02:00
parent da7fd30847
commit 3833bc3ec3
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex/tools/litex_sim.py
View File

@ -316,7 +316,6 @@ def main():
builder_kwargs = builder_argdict(args) builder_kwargs = builder_argdict(args)
sim_config = SimConfig(default_clk="sys_clk") sim_config = SimConfig(default_clk="sys_clk")
sim_config.add_module("serial2console", "serial")
# Configuration -------------------------------------------------------------------------------- # Configuration --------------------------------------------------------------------------------
@ -324,7 +323,9 @@ def main():
if "cpu_type" in soc_kwargs: if "cpu_type" in soc_kwargs:
if soc_kwargs["cpu_type"] in ["mor1kx", "lm32"]: if soc_kwargs["cpu_type"] in ["mor1kx", "lm32"]:
cpu_endianness = "big" cpu_endianness = "big"
if soc_kwargs["uart_name"] == "serial":
soc_kwargs["uart_name"] = "sim" soc_kwargs["uart_name"] = "sim"
sim_config.add_module("serial2console", "serial")
if args.rom_init: if args.rom_init:
soc_kwargs["integrated_rom_init"] = get_mem_data(args.rom_init, cpu_endianness) soc_kwargs["integrated_rom_init"] = get_mem_data(args.rom_init, cpu_endianness)
if not args.with_sdram: if not args.with_sdram: