Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

host and device communicate with OOB, now need to fix ctrl

Browse source
This commit is contained in:
Florent Kermarrec 2014-09-26 23:27:25 +02:00
parent 01da43ecb2
commit 387cf90cf8
2 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
lib/sata/k7sataphy/clocking.py
View file

@ -63,10 +63,10 @@ class K7SATAPHYClocking(Module):
i_CLKIN1=mmcm_clk_i, i_CLKFBIN=mmcm_fb, o_CLKFBOUT=mmcm_fb,
# CLK0
p_CLKOUT0_DIVIDE_F=4.000, p_CLKOUT0_PHASE=0.000, o_CLKOUT0=mmcm_clk0_o,
p_CLKOUT0_DIVIDE_F=2.000, p_CLKOUT0_PHASE=0.000, o_CLKOUT0=mmcm_clk0_o,
# CLK1
p_CLKOUT1_DIVIDE=8, p_CLKOUT1_PHASE=0.000, o_CLKOUT1=mmcm_clk1_o,
p_CLKOUT1_DIVIDE=4, p_CLKOUT1_PHASE=0.000, o_CLKOUT1=mmcm_clk1_o,
),
Instance("BUFG", i_I=mmcm_clk0_o, o_O=self.cd_sata_tx.clk),
Instance("BUFG", i_I=mmcm_clk1_o, o_O=self.cd_sata.clk),

4
lib/sata/k7sataphy/gtx.py
View file

@ -209,7 +209,7 @@ class K7SATAPHYGTX(Module):
# PMA Attributes
"p_OUTREFCLK_SEL_INV":0b11,
"p_PMA_RSV":0,
"p_PMA_RSV":0x00018480,
"p_PMA_RSV2":0x2050,
"p_PMA_RSV3":0,
"p_PMA_RSV4":0,
@ -230,7 +230,7 @@ class K7SATAPHYGTX(Module):
"p_PCS_PCIE_EN":"FALSE",
# PCS Attributes
"p_PCS_RSVD_ATTR":0,
"p_PCS_RSVD_ATTR":0x100,
# RX Buffer Attributes
"p_RXBUF_ADDR_MODE":"FAST",