Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

CHANGES.md: Update.

This commit is contained in:
Florent Kermarrec 2024-09-02 14:20:09 +02:00
parent af0dc7f98b
commit 3bdbe1ebcf
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
CHANGES.md
View File

@ -8,6 +8,7 @@
- software/liblitespi : Fixed xor-used-pow bug (#2001). - software/liblitespi : Fixed xor-used-pow bug (#2001).
- soc : Fixed AHB2Wishbone bridge creation (#1998). - soc : Fixed AHB2Wishbone bridge creation (#1998).
- soc : Fixed parameters propagation for AXI data-width conversion (#1997). - soc : Fixed parameters propagation for AXI data-width conversion (#1997).
- soc/cores/clock/colognechip : Fixed and reworked locked signal handling.
[> Added [> Added
-------- --------
@ -28,6 +29,8 @@
- build : Added initial Apicula (Gowin) Platform support (#2036). - build : Added initial Apicula (Gowin) Platform support (#2036).
- build : Added initial Agilex5 support. - build : Added initial Agilex5 support.
- liteeth/mac : Improved broadcast filtering logic in Hybrid Mode (https://github.com/enjoy-digital/liteeth/pull/165). - liteeth/mac : Improved broadcast filtering logic in Hybrid Mode (https://github.com/enjoy-digital/liteeth/pull/165).
- soc/cores/hyperbus : Rewritten HyperRAM core to enhance performance and add new features (#2053).
- litedram : Added bank_byte_alignement parameter for improvded address mapping (https://github.com/enjoy-digital/litedram/pull/360).
[> Changed [> Changed
---------- ----------