liteeth/phy: rename rgmii to s6rgmii since specific to Spartan6
Also remove autodetection support for RGMII. For it to work we would need to pass the device we are building for.
This commit is contained in:
parent
4b8d9b67f3
commit
3cf46671e9
|
@ -17,9 +17,8 @@ def LiteEthPHY(clock_pads, pads, **kwargs):
|
||||||
from misoclib.com.liteeth.phy.gmii import LiteEthPHYGMII
|
from misoclib.com.liteeth.phy.gmii import LiteEthPHYGMII
|
||||||
return LiteEthPHYGMII(clock_pads, pads, **kwargs)
|
return LiteEthPHYGMII(clock_pads, pads, **kwargs)
|
||||||
elif hasattr(pads, "rx_ctl"):
|
elif hasattr(pads, "rx_ctl"):
|
||||||
# This is a 10/100/1G RGMII PHY
|
# This is a 10/100/1G RGMII PHY
|
||||||
from misoclib.com.liteeth.phy.rgmii import LiteEthPHYRGMII
|
raise ValueError("RGMII PHYs are specific to vendors (for now), use direct instantiation")
|
||||||
return LiteEthPHYRGMII(clock_pads, pads, **kwargs)
|
|
||||||
elif flen(pads.tx_data) == 4:
|
elif flen(pads.tx_data) == 4:
|
||||||
# This is a MII PHY
|
# This is a MII PHY
|
||||||
from misoclib.com.liteeth.phy.mii import LiteEthPHYMII
|
from misoclib.com.liteeth.phy.mii import LiteEthPHYMII
|
||||||
|
|
|
@ -1,3 +1,5 @@
|
||||||
|
# RGMII PHY for Spartan-6
|
||||||
|
|
||||||
from migen.genlib.io import DDROutput
|
from migen.genlib.io import DDROutput
|
||||||
from migen.genlib.misc import WaitTimer
|
from migen.genlib.misc import WaitTimer
|
||||||
from migen.genlib.fsm import FSM, NextState
|
from migen.genlib.fsm import FSM, NextState
|
Loading…
Reference in New Issue