Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

build/gowin/apicula: append _synth_opts with specific requirements according to FPGA model

This commit is contained in:
Gwenhael Goavec-Merou 2024-09-01 09:53:24 +02:00
parent 15cd556750
commit 3da470048a
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litex/build/gowin/apicula.py
View File

@ -40,6 +40,10 @@ class GowinApiculaToolchain(YosysNextPNRToolchain):
elif devicename == "GW2AR-18": elif devicename == "GW2AR-18":
devicename = "GW2A-18" devicename = "GW2A-18"
# yosys doesn't know that some variant doesn't have lutram so we tell it
if devicename in ["GW1NS-4"]:
self._synth_opts += " -nolutram"
pnr_opts = "--write {top}_routed.json --top {top} --device {device}" + \ pnr_opts = "--write {top}_routed.json --top {top} --device {device}" + \
" --vopt family={devicename} --vopt cst={top}.cst" " --vopt family={devicename} --vopt cst={top}.cst"
self._pnr_opts += pnr_opts.format( self._pnr_opts += pnr_opts.format(