Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

interconnect/axi/axi_full: Fix missing switch to LiteXModule.

Browse source
This commit is contained in:
Florent Kermarrec 2023-08-31 19:34:55 +02:00
parent 516038ce76
commit 405296b7fd
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
litex/soc/interconnect/axi/axi_full.py
View file

@ -602,12 +602,12 @@ def get_check_parameters(ports):
return data_width return data_width
class AXIInterconnectPointToPoint(Module): class AXIInterconnectPointToPoint(LiteXModule):
"""AXI point to point interconnect""" """AXI point to point interconnect"""
def __init__(self, master, slave): def __init__(self, master, slave):
self.comb += master.connect(slave) self.comb += master.connect(slave)
class AXIInterconnectShared(Module): class AXIInterconnectShared(LiteXModule):
"""AXI shared interconnect""" """AXI shared interconnect"""
def __init__(self, masters, slaves, register=False, timeout_cycles=1e6): def __init__(self, masters, slaves, register=False, timeout_cycles=1e6):
data_width = get_check_parameters(ports=masters + [s for _, s in slaves]) data_width = get_check_parameters(ports=masters + [s for _, s in slaves])