README: rewrap
This commit is contained in:
parent
2f6f584adb
commit
4240058979
27
README
27
README
|
@ -9,22 +9,26 @@ a high performance and small footprint SoC based on Migen
|
|||
[> Features
|
||||
-----------
|
||||
* LatticeMico32 CPU, modified to include an optional MMU (experimental).
|
||||
* High performance memory controller capable of issuing several SDRAM commands per FPGA cycle.
|
||||
* High performance memory controller capable of issuing several SDRAM commands
|
||||
per FPGA cycle.
|
||||
* Supports SDR, DDR, LPDDR and DDR2.
|
||||
* Provided peripherals: UART, GPIO, timer, GPIO, NOR flash controller, SPI flash controller,
|
||||
Ethernet MAC, and more.
|
||||
* High performance: on Spartan-6, 83MHz system clock frequencies, 10+Gbps DDR SDRAM bandwidth,
|
||||
1080p 32bpp framebuffer, etc.
|
||||
* Provided peripherals: UART, GPIO, timer, GPIO, NOR flash controller, SPI
|
||||
flash controller, Ethernet MAC, and more.
|
||||
* High performance: on Spartan-6, 83MHz system clock frequencies, 10+Gbps DDR
|
||||
SDRAM bandwidth, 1080p 32bpp framebuffer, etc.
|
||||
* Low resource usage: basic implementation fits easily in Spartan-6 LX9.
|
||||
* Portable and easy to customize thanks to Python- and Migen-based architecture.
|
||||
* Design new peripherals using Migen and benefit from automatic CSR maps and logic, etc.
|
||||
* Portable and easy to customize thanks to Python- and Migen-based
|
||||
architecture.
|
||||
* Design new peripherals using Migen and benefit from automatic CSR maps
|
||||
and logic, etc.
|
||||
* Possibility to encapsulate legacy Verilog/VHDL code.
|
||||
|
||||
MiSoC comes with built-in support for the following boards:
|
||||
* Mixxeo, the digital video mixer from M-Labs [XC6SLX45]
|
||||
* Milkymist One, the original M-Labs video synthesizer [XC6SLX45]
|
||||
* Papilio Pro, a simple and low-cost development board [XC6SLX9]
|
||||
MiSoC is portable and support for other boards can easily be added as external modules.
|
||||
MiSoC is portable and support for other boards can easily be added as external
|
||||
modules.
|
||||
|
||||
[> Quick start guide
|
||||
--------------------
|
||||
|
@ -35,8 +39,8 @@ MiSoC is portable and support for other boards can easily be added as external m
|
|||
For Mixxeo and M1: http://urjtag.org
|
||||
For Papilio Pro: http://xc3sprog.sourceforge.net
|
||||
|
||||
3. Obtain and build any required flash proxy bitstreams. Flash proxy bitstreams give JTAG access
|
||||
to a flash chip through the FPGA.
|
||||
3. Obtain and build any required flash proxy bitstreams. Flash proxy bitstreams
|
||||
give JTAG access to a flash chip through the FPGA.
|
||||
For Mixxeo and M1: https://github.com/m-labs/fjmem-m1
|
||||
For Papilio Pro: https://github.com/GadgetFactory/Papilio-Loader
|
||||
(xc3sprog/trunk/bscan_spi/bscan_spi_lx9_papilio.bit)
|
||||
|
@ -67,7 +71,8 @@ MiSoC is portable and support for other boards can easily be added as external m
|
|||
8. Run a terminal program on the board's serial port at 115200 8-N-1.
|
||||
You should get the BIOS prompt.
|
||||
|
||||
9. Read and experiment with the source! Come to our IRC channel and mailing list!
|
||||
9. Read and experiment with the source!
|
||||
Come to our IRC channel and mailing list!
|
||||
|
||||
[> License
|
||||
----------
|
||||
|
|
Loading…
Reference in New Issue