mirror of
https://github.com/enjoy-digital/litex.git
synced 2025-01-04 09:52:26 -05:00
Remove undriven reset signals
This commit is contained in:
parent
de76faf757
commit
43ac5c8471
2 changed files with 3 additions and 3 deletions
|
@ -13,8 +13,8 @@ class Clocking(Module, AutoCSR):
|
|||
self.serdesstrobe = Signal()
|
||||
self.clock_domains._cd_pix = ClockDomain()
|
||||
self.clock_domains._cd_pix5x = ClockDomain()
|
||||
self.clock_domains._cd_pix10x = ClockDomain()
|
||||
self.clock_domains._cd_pix20x = ClockDomain()
|
||||
self.clock_domains._cd_pix10x = ClockDomain(reset_less=True)
|
||||
self.clock_domains._cd_pix20x = ClockDomain(reset_less=True)
|
||||
|
||||
###
|
||||
|
||||
|
|
|
@ -13,7 +13,7 @@ class M1CRG(Module, AutoCSR):
|
|||
self.clock_domains.cd_sys4x_rd = ClockDomain()
|
||||
self.clock_domains.cd_eth_rx = ClockDomain()
|
||||
self.clock_domains.cd_eth_tx = ClockDomain()
|
||||
self.clock_domains.cd_vga = ClockDomain()
|
||||
self.clock_domains.cd_vga = ClockDomain(reset_less=True)
|
||||
|
||||
self.clk4x_wr_strb = Signal()
|
||||
self.clk4x_rd_strb = Signal()
|
||||
|
|
Loading…
Reference in a new issue