Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

use verilog namespace to export mila configuration

This commit is contained in:
Florent Kermarrec 2014-08-03 17:01:58 +02:00
parent 6ffed70b59
commit 452a4a76f3
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README
View File

@ -41,8 +41,8 @@ RangeDetector and EdgeDector terms not tested.
[> Examples:
Have a look at http://github.com/Florent-Kermarrec/misoc-de0nano
miio.py : Led & Switch Test controlled by Python Host.
mila.py : Logic Analyzer controlled by Python Host.
test_miio.py : Led & Switch Test controlled by Python Host.
test_mila.py : Logic Analyzer controlled by Python Host.
[> Contact
E-mail: florent@enjoy-digital.fr

4
miscope/mila.py
View File

@ -36,7 +36,7 @@ class MiLa(Module, AutoCSR):
recorder_dat_source = self.rle.source
self.comb += recorder_dat_source.connect(recorder.dat_sink)
def get_csv(self, layout):
def get_csv(self, layout, ns):
r = ""
def format_line(*args):
return ",".join(args) + "\n"
@ -46,5 +46,5 @@ class MiLa(Module, AutoCSR):
r += format_line("config", "with_rle", str(int(self.with_rle)))
for e in layout:
r += format_line("layout", e.backtrace[-1][0], str(flen(e)))
r += format_line("layout", ns.get_name(e), str(flen(e)))
return r