Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

targets/kcu105: remove main_ram_size_limit

This commit is contained in:
Florent Kermarrec 2020-01-17 12:27:21 +01:00
parent 5913c91caa
commit 46c1c5c16f
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex/boards/targets/kcu105.py
View File

@ -96,8 +96,7 @@ class BaseSoC(SoCSDRAM):
sdram_module = EDY4016A(sys_clk_freq, "1:4")
self.register_sdram(self.ddrphy,
geom_settings = sdram_module.geom_settings,
timing_settings = sdram_module.timing_settings,
main_ram_size_limit = 0x40000000)
timing_settings = sdram_module.timing_settings)
# EthernetSoC --------------------------------------------------------------------------------------