use new MiSoC fifo (no flush signal)
This commit is contained in:
parent
a0df5baa55
commit
47a85cc1ad
|
@ -75,7 +75,7 @@ class Recorder(Module, AutoCSR):
|
||||||
|
|
||||||
###
|
###
|
||||||
|
|
||||||
fifo = SyncFIFO(width, depth)
|
fifo = InsertReset(SyncFIFO(width, depth))
|
||||||
self.submodules += fifo
|
self.submodules += fifo
|
||||||
|
|
||||||
fsm = FSM(reset_state="IDLE")
|
fsm = FSM(reset_state="IDLE")
|
||||||
|
@ -90,7 +90,7 @@ class Recorder(Module, AutoCSR):
|
||||||
fsm.act("IDLE",
|
fsm.act("IDLE",
|
||||||
If(self._r_trigger.re & self._r_trigger.r,
|
If(self._r_trigger.re & self._r_trigger.r,
|
||||||
NextState("PRE_HIT_RECORDING"),
|
NextState("PRE_HIT_RECORDING"),
|
||||||
fifo.flush.eq(1),
|
fifo.reset.eq(1),
|
||||||
),
|
),
|
||||||
fifo.re.eq(self._r_read_en.re & self._r_read_en.r),
|
fifo.re.eq(self._r_read_en.re & self._r_read_en.r),
|
||||||
self._r_done.status.eq(1)
|
self._r_done.status.eq(1)
|
||||||
|
|
Loading…
Reference in New Issue