sdram: Unconditionally switch to SW control before inits
This will allow the controller to default to HW control which means the sim model can be used without specific initializations Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
This commit is contained in:
parent
5cc7a98845
commit
4a6256a50d
|
@ -995,7 +995,6 @@ int _write_level_cdly_scan = 1;
|
||||||
int sdrlevel(void)
|
int sdrlevel(void)
|
||||||
{
|
{
|
||||||
int module;
|
int module;
|
||||||
sdrsw();
|
|
||||||
|
|
||||||
for(module=0; module<SDRAM_PHY_MODULES; module++) {
|
for(module=0; module<SDRAM_PHY_MODULES; module++) {
|
||||||
#ifdef SDRAM_PHY_WRITE_LEVELING_CAPABLE
|
#ifdef SDRAM_PHY_WRITE_LEVELING_CAPABLE
|
||||||
|
@ -1033,7 +1032,7 @@ int sdrinit(void)
|
||||||
ddrctrl_init_done_write(0);
|
ddrctrl_init_done_write(0);
|
||||||
ddrctrl_init_error_write(0);
|
ddrctrl_init_error_write(0);
|
||||||
#endif
|
#endif
|
||||||
|
sdrsw();
|
||||||
init_sequence();
|
init_sequence();
|
||||||
#ifdef CSR_DDRPHY_BASE
|
#ifdef CSR_DDRPHY_BASE
|
||||||
#ifdef DDRPHY_CMD_DELAY
|
#ifdef DDRPHY_CMD_DELAY
|
||||||
|
|
Loading…
Reference in New Issue