Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

bus/wishbone/sram: accept memories < 32 bits

This commit is contained in:
Sebastien Bourdeauducq 2012-12-01 13:04:22 +01:00
parent 523816982a
commit 4bcb39699b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
migen/bus/wishbone.py
View File

@ -197,7 +197,7 @@ class Target(PureSimulable):
class SRAM: class SRAM:
def __init__(self, mem_or_size, bus=Interface()): def __init__(self, mem_or_size, bus=Interface()):
if isinstance(mem_or_size, Memory): if isinstance(mem_or_size, Memory):
assert(mem_or_size.width == 32) assert(mem_or_size.width <= 32)
self.mem = mem_or_size self.mem = mem_or_size
else: else:
self.mem = Memory(32, mem_or_size//4) self.mem = Memory(32, mem_or_size//4)