Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

build/microsemi/libero_soc: add additional_constraints

This commit is contained in:
Florent Kermarrec 2018-11-22 18:40:19 +01:00
parent 206c9a4697
commit 4f092dbe35
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
litex/build/microsemi/libero_soc.py
View File

@ -102,11 +102,13 @@ def _build_tcl(platform, sources, build_dir, build_name):
if file.endswith(".init"): if file.endswith(".init"):
tcl.append("file copy -- {} impl/synthesis".format(file)) tcl.append("file copy -- {} impl/synthesis".format(file))
# import io constraints # import io / placement constraints
tcl.append("import_files -io_pdc {{{}}}".format(build_name + ".pdc")) tcl.append("import_files -io_pdc {{{}}}".format(build_name + ".pdc"))
tcl.append("import_files -fp_pdc {{{}}}".format(build_name + "_additional.pdc"))
tcl.append(" ".join(["organize_tool_files", tcl.append(" ".join(["organize_tool_files",
"-tool {PLACEROUTE}", "-tool {PLACEROUTE}",
"-file impl/constraint/io/{}.pdc".format(build_name), "-file impl/constraint/io/{}.pdc".format(build_name),
"-file impl/constraint/fp/{}_additional.pdc".format(build_name),
"-module {}".format(build_name), "-module {}".format(build_name),
"-input_type {constraint}" "-input_type {constraint}"
])) ]))
@ -193,6 +195,7 @@ class MicrosemiLiberoSoCPolarfireToolchain:
def __init__(self): def __init__(self):
self.clocks = dict() self.clocks = dict()
self.false_paths = set() self.false_paths = set()
self.additional_constraints = []
def build(self, platform, fragment, build_dir="build", build_name="top", def build(self, platform, fragment, build_dir="build", build_name="top",
toolchain_path=None, run=False, **kwargs): toolchain_path=None, run=False, **kwargs):
@ -217,6 +220,9 @@ class MicrosemiLiberoSoCPolarfireToolchain:
# generate design io constraints (pdc) # generate design io constraints (pdc)
_build_pdc(named_sc, named_pc, build_name) _build_pdc(named_sc, named_pc, build_name)
# generate design additional constraints (pdc)
tools.write_to_file(build_name + "_additional.pdc", "\n".join(self.additional_constraints))
# generate design timing constraints (sdc) # generate design timing constraints (sdc)
_build_sdc(top_output.ns, self.clocks, self.false_paths, build_name) _build_sdc(top_output.ns, self.clocks, self.false_paths, build_name)