Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Do not use super()

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-12-18 14:55:58 +01:00
parent c44ff8941c
commit 51f4f920a2
2 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
milkymist/asmicon/bankmachine.py
View file

@ -79,7 +79,7 @@ class _SimpleSelector(_Selector):
(slot.state == SLOT_PENDING)
))
return Fragment(comb) + super().get_fragment()
return Fragment(comb) + _Selector.get_fragment(self)
class _FullSelector(_Selector):
def get_fragment(self):
@ -149,7 +149,7 @@ class _FullSelector(_Selector):
select_stmt = If(has_mature, *best_mature).Else(select_stmt)
comb.append(select_stmt)
return Fragment(comb, sync) + super().get_fragment()
return Fragment(comb, sync) + _Selector.get_fragment(self)
class _Buffer:
def __init__(self, source):

6
milkymist/framebuffer/__init__.py
View file

@ -44,11 +44,11 @@ class _FrameInitiator(spi.SingleGenerator):
("base", asmi_bits, 0, alignment_bits),
("length", length_bits, 640*480*4, alignment_bits)
]
super().__init__(layout, spi.MODE_CONTINUOUS)
spi.SingleGenerator.__init__(self, layout, spi.MODE_CONTINUOUS)
class VTG(Actor):
def __init__(self):
super().__init__(
Actor.__init__(self,
("timing", Sink, [
("hres", _hbits),
("hsync_start", _hbits),
@ -115,7 +115,7 @@ class VTG(Actor):
class FIFO(Actor):
def __init__(self):
super().__init__(("dac", Sink, _dac_layout))
Actor.__init__(self, ("dac", Sink, _dac_layout))
self.vga_hsync_n = Signal()
self.vga_vsync_n = Signal()